View SAM3S4B_4563603.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* Core
- ARM(R) Cortex(R)-M3 revision 2.0 running at up to 64 MHz - Memory Protection Unit (MPU) - Thumb(R)-2 instruction set Pin-to-pin compatible with AT91SAM7S legacy products (48- and 64-pin versions) Memories - From 64 to 256 Kbytes embedded Flash, 128-bit wide access, memory accelerator, single plane - From 16 to 48 Kbytes embedded SRAM - 16 Kbytes ROM with embedded bootloader routines (UART, USB) and IAP routines - 8-bit Static Memory Controller (SMC): SRAM, PSRAM, NOR and NAND Flash support - Memory Protection Unit (MPU) System - Embedded voltage regulator for single supply operation - Power-on-Reset (POR), Brown-out Detector (BOD) and Watchdog for safe operation - Quartz or ceramic resonator oscillators: 3 to 20 MHz main power with Failure Detection and optional low power 32.768 kHz for RTC or device clock - High precision 8/12 MHz factory trimmed internal RC oscillator with 4 MHz default frequency for device startup. In-application trimming access for frequency adjustment - Slow Clock Internal RC oscillator as permanent low-power mode device clock - Two PLLs up to 130 MHz for device clock and for USB - Temperature Sensor - Up to 22 peripheral DMA (PDC) channels Low Power Modes - Sleep and Backup modes, down to 3 A in Backup mode - Ultra low power RTC Peripherals - USB 2.0 Device: 12 Mbps, 2668 byte FIFO, up to 8 bidirectional Endpoints. On-Chip Transceiver - Up to 2 USARTs with ISO7816, IrDA(R), RS-485, SPI, Manchester and Modem Mode - Two 2-wire UARTs - Up to 2 Two Wire Interface (I2C compatible), 1 SPI, 1 Serial Synchronous Controller (I2S), 1 High Speed Multimedia Card Interface (SDIO/SD Card/MMC) - Up to 6 Three-Channel 16-bit Timer/Counter with capture, waveform, compare and PWM mode. Quadrature Decoder Logic and 2-bit Gray Up/Down Counter for Stepper Motor - 4-channel 16-bit PWM with Complementary Output, Fault Input, 12-bit Dead Time Generator Counter for Motor Control - 32-bit Real-time Timer and RTC with calendar and alarm features - Up to 15-channel, 1Msps ADC with differential input mode and programmable gain stage - One 2-channel 12-bit 1Msps DAC - One Analog Comparator with flexible input selection, window mode, Selectable input hysteresis - 32-bit Cyclic Redundancy Check Calculation Unit (CRCCU) I/O - Up to 79 I/O lines with external interrupt capability (edge or level sensitivity), debouncing, glitch filtering and on-die Series Resistor Termination - Three 32-bit Parallel Input/Output Controllers, Peripheral DMA assisted Parallel Capture Mode Packages - 100-lead LQFP, 14 x 14 mm, pitch 0.5 mm / 100-ball LFBGA, 9 x 9 mm, pitch 0.8 mm - 64-lead LQFP, 12 x 12 mm, pitch 0.5 mm / 64-pad QFN 9x9 mm, pitch 0.45 mm - 48-lead LQFP, 9 x 9 mm, pitch 0.5 mm / 48-pad QFN 7x7 mm, pitch 0.45 mm
* *
*
AT91 ARM Cortex M3-based Processor ATSAM3S Series Preliminary Summary
* *
*
NOTE: This is a summary document. The complete document is available on the Atmel website at www.atmel.com.
*
6500AS-ATARM-11-Dec-09
1. SAM3S Description
Atmel's SAM3S series is a member of a family of Flash microcontrollers based on the high performance 32-bit ARM Cortex-M3 RISC processor. It operates at a maximum speed of 64 MHz and features up to 256 Kbytes of Flash and up to 48 Kbytes of SRAM. The peripheral set includes a Full Speed USB Device port with embedded transceiver, a High Speed MCI for SDIO/SD/MMC, an External Bus Interface featuring a Static Memory Controller providing connection to SRAM, PSRAM, NOR Flash, LCD Module and NAND Flash, 2x USARTs, 2x UARTs, 2x TWIs, 3x SPI, an I2S, as well as 1 PWM timer, 6x general-purpose 16-bit timers, an RTC, a ADC, a 12-bit DAC and an analog comparator. The SAM3S series is ready for capacitive touch thanks to the QTouch library, offering an easy way to implement buttons, wheels and sliders The SAM3S device is a medium range general purpose microcontroller with the best ratio in terms of reduced power consumption, processing power and peripheral set. This enables the SAM3S able to sustain a wide range of applications including consumer, industrial control, and PC peripherals. It operates from 1.62V to 3.6V and is available in 48-, 64- and 100-pin QFP, 48- and 64-pin QFN, and 100-pin BGA packages. The SAM3S series is the ideal migration path from the SAM7S series for applications that require more performance. The SAM3S series is pin-to-pin compatible with the SAM7Sseries.
1.1
Configuration Summary
The SAM3S series devices differ in memory size, package and features list. Table 1-1 below summarizes the configurations of the device family
Table 1-1.
Configuration Summary
Timer Counter Channels 6 UART/ USARTs 2/2(1) 12-bit DAC Output 2 External Bus Interface 8-bit data, 4 chip selects, 24-bit address 8-bit data, 4 chip selects, 24-bit address 8-bit data, 4 chip selects, 24-bit address -
Device SAM3S4C
Flash 256 Kbytes single plane 256 Kbytes single plane 256 Kbytes single plane 128 Kbytes single plane 128 Kbytes single plane 128 Kbytes single plane 64 Kbytes single plane 64 Kbytes single plane 64 Kbytes single plane
SRAM 48 Kbytes
GPIOs 79
ADC 16 ch.
HSMCI 1 port 4 bits 1 port 4 bits 1 port 4 bits 1 port 4 bits 1 port 4 bits 1 port 4 bits -
Package LQFP100 BGA100 LQFP64 QFN 64 LQFP48 QFN 48 LQFP100 BGA100 LQFP64 QFN 64 LQFP48 QFN 48 LQFP100 BGA100 LQFP64 QFN 64 LQFP48 QFN 48
SAM3S4B SAM3S4A
48 Kbytes 48 Kbytes
3 3
47 34
2/2 2/1 2/2(1)
10 ch. 8 ch.
2 -
SAM3S2C
32 Kbytes
6
79
16 ch.
2
SAM3S2B SAM3S2A
32 Kbytes 32 Kbytes
3 3
47 34
2/2 2/1 2/2(1)
10 ch. 8 ch.
2 -
SAM3S1C
16 Kbytes
6
79
16 ch.
2
SAM3S1B SAM3S1A
16 Kbytes 16 Kbytes
3 3
47 34
2/2 2/1
10 ch. 8 ch.
2 -
Note:
1. Full Modem support on USART1.
2
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
2. SAM3S Block Diagram
Figure 2-1. SAM3S 100-pin Version Block Diagram
TD TDI TMO TC S/S K/ W SW DI CL O K SE L IN O VD D UT
T ST PCK0-PCK2
System Controller
Voltage Regulator
PLLA PLLB
RC 12/8/4 M
PMC
JTAG & Serial Wire Flash Unique Identifier
In-Circuit Emulator
XIN X OUT
3-20 MHz Osc. SUPC
24-Bit N Cortex-M3 Processor SysTick Counter V Fmax 64 MHz I C MPU I/D
XIN32 X OUT32 ERASE
FLASH 256 KBytes 128 KBytes 64 KBytes
VD D
JTA G
SRAM 48 KBytes 32 KBytes 16 KBytes
ROM 16 KBytes
OSC 32k RC 32k
S 4-layer AHB Bus Matrix Fmax 64 MHz
8 GPBREG
VDDIO VDDCORE VDDPLL NRST WDT
RTT RTC POR RSTC SM Peripheral Bridge 2668 USB 2.0 Bytes Full FIFO Speed
Transceiver
DDP DDM
PIOA / PIOB / PIOC TWCK0 TWD0 TWCK1 TWD1 URXD0 UTXD0 URXD1 UTXD1 RXD0 TXD0 SCK0 RTS0 CTS0 RXD1 TXD1 SCK1 RTS1 CTS1 DSR1 DTR1 RI1 DCD1 TCLK[0:2] TIOA[0:2] TIOB[0:2] TCLK[3:5] TIOA[3:5] TIOB[3:5] PWMH[0:3] PWML[0:3] PWMFI0 ADTRG AD[0..14] ADVREF DAC0 DAC1 DATRG
TWI0 TWI1 UART0 UART1
PDC PDC PDC PDC
External Bus Interface NAND Flash Logic
PIO
USART0 PDC
Static Memory Controller
D[7:0] A[0:23] A21/NANDALE A22/NANDCLE NCS0 NCS1 NCS2 NCS3 NRD NWE NANDOE NANDWE NWAIT PIODC[7:0] PIODCEN1 PIODCEN2 PIODCCLK NPCS0 NPCS1 NPCS2 NPCS3 MISO MOSI SPCK TF TK TD RD RK RF MCCK MCCDA MCDA[0..3]
PDC USART1 PDC Timer Counter A TC[0..2] SPI Timer Counter B TC[3..5] PWM PDC Temp. Sensor ADC DAC PDC PDC PDC PIO
PDC SSC PDC High Speed MCI Analog Comparator CRC Unit
ADC DAC Temp Sensor ADVREF
3
6500AS-ATARM-11-Dec-09
Figure 2-2.
SAM3S 64-pin Version Block Diagram
I TD O TM S/ TC SW K/ DIO SW CL K IN O UT VD D SE L JT AG
T ST PCK0-PCK2
System Controller
Voltage Regulator
PLLA PLLB
RC 12/8/4 M
PMC
JTAG & Serial Wire Flash Unique Identifier
In-Circuit Emulator
XIN XOUT
3-20 MHz Osc. SUPC
24-Bit N Cortex-M3 Processor SysTick Counter V Fmax 64 MHz I C
MPU I/D
XIN32 XOUT32 ERASE
FLASH 256 KBytes 128 KBytes 64 KBytes
VD D
TD
SRAM 48 KBytes 32 KBytes 16 KBytes
ROM 16 KBytes
OSC 32K RC 32k
8 GPBREG
S
4-layer AHB Bus Matrix Fmax 64 MHz
VDDIO VDDCORE VDDPLL NRST WDT
RTT RTC Peripheral Bridge
Transceiver
POR RSTC
2668 USB 2.0 Bytes Full FIFO Speed
DDP DDM
SM
PIOA / PIOB
TWCK0 TWD0 TWCK1 TWD1
TWI0 TWI1
PDC PDC PDC PDC
PDC PIO PIODC[7:0] PIODCEN1 PIODCEN2 PIODCCLK
URXD0 UTXD0 URXD1 UTXD1 RXD0 TXD0 SCK0 RTS0 CTS0 RXD1 TXD1 SCK1 RTS1 CTS1 DSR1 DTR1 RI1 DCD1 TCLK[0:2] TIOA[0:2] TIOB[0:2] PWMH[0:3] PWML[0:3] PWMFI0 ADTRG AD[0..8] ADVREF DAC0 DAC1 DATRG
UART0 UART1
PDC SPI
USART0
PDC
NPCS0 NPCS1 NPCS2 NPCS3 MISO MOSI SPCK TF TK TD RD RK RF
USART1
PDC Timer Counter A TC[0..2]
PDC
SSC
PDC High Speed MCI PDC
MCCK MCCDA MCDA[0..3]
PWM
Temp. Sensor ADC PDC
Analog Comparator
ADC DAC Temp Sensor ADVREF
DAC PDC
CRC Unit
4
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Figure 2-3. SAM3S 48-pin Version Block Diagram
I TD O TM S/ TC SW K/ DIO SW CL K JT AG SE L O UT VD D IN
TST PCK0-PCK2
System Controller
TD
Voltage Regulator
PLLA PLLB
RC 12/8/4 M
PMC
JTAG & Serial Wire Flash Unique Identifier
In-Circuit Emulator
XIN XOUT
3-20 MHz Osc. SUPC
Cortex-M3 Processor Fmax 64 MHz
MPU
24-Bit SysTick Counter
N V I C
XIN32 XOUT32 ERASE
FLASH 256 KBytes 128 KBytes 64 KBytes
VD D
SRAM 48 KBytes 32 KBytes 16 KBytes
ROM 16 KBytes
OSC32K RC 32k
8 GPBREG
I/D
S
4-layer AHB Bus Matrix Fmax 64 MHz
VDDIO VDDCORE VDDPLL
RTT RTC Peripheral Bridge
Transceiver
POR RSTC WDT SM
2668 USB 2.0 Bytes Full FIFO Speed
DDP DDM
PIOA / PIOB
TWCK0 TWD0
TWI0
PDC PDC NPCS0 NPCS1 NPCS2 NPCS3 MISO MOSI SPCK
TWCK1 TWD1
TWI1
PDC SPI
URXD0 UTXD0 URXD1 UTXD1 RXD0 TXD0 SCK0 RTS0 CTS0
UART0
PDC
UART1
PDC PDC TF TK TD RD RK RF
USART0 SSC
PDC
TCLK[0:2] TIOA[0:2] TIOB[0:2]
Timer Counter A TC[0..2] Analog Comparator
ADC Temp Sensor ADVREF
PWMH[0:3] PWML[0:3] PWMFI0
PWM PDC CRC Unit
ADTRG AD[0..7] ADVREF
Temp. Sensor ADC
PDC
5
6500AS-ATARM-11-Dec-09
3. Signal Description
Table 3-1 gives details on the signal names classified by peripheral. Table 3-1.
Signal Name
Signal Description List
Function Type Power Supplies Active Level Voltage reference Comments
VDDIO VDDIN VDDOUT VDDPLL VDDCORE GND
Peripherals I/O Lines and USB transceiver Power Supply Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply Voltage Regulator Output Oscillator and PLL Power Supply Power the core, the embedded memories and the peripherals Ground
Power Power Power Power Power Ground
1.62V to 3.6V 1.8V to 3.6V(4) 1.8V Output 1.62 V to 1.95V 1.62V to 1.95V
Clocks, Oscillators and PLLs XIN XOUT XIN32 XOUT32 Main Oscillator Input Main Oscillator Output Slow Clock Oscillator Input Slow Clock Oscillator Output Input Output Input Output VDDIO Reset State: - PIO Input - Internal Pull-up disabled - Schmitt Trigger enabled(1) Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled(1)
PCK0 - PCK2
Programmable Clock Output
Output
Serial Wire/JTAG Debug Port - SWJ-DP TCK/SWCLK TDI TDO/TRACESWO TMS/SWDIO JTAGSEL Test Clock/Serial Wire Clock Test Data In Test Data Out / Trace Asynchronous Data Out Test Mode Select /Serial Wire Input/Output JTAG Selection Input Input Output Input / I/O Input Flash Memory Flash and NVM Configuration Bits Erase Command Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled(1) High Permanent Internal pull-down VDDIO Reset State: - SWJ-DP Mode - Internal pull-up disabled - Schmitt Trigger enabled(1)
ERASE
Input
High
VDDIO
Reset/Test NRST TST Synchronous Microcontroller Reset Test Select I/O Input Low Permanent Internal pull-up Permanent Internal pull-down
VDDIO
6
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Table 3-1.
Signal Name
Signal Description List (Continued)
Function Type Active Level Voltage reference Comments
Universal Asynchronous Receiver Transmitter - UARTx URXDx UTXDx UART Receive Data UART Transmit Data Input Output PIO Controller - PIOA - PIOB - PIOC PA0 - PA31 PB0 - PB14 PC0 - PC31 Parallel IO Controller A Parallel IO Controller B Parallel IO Controller C I/O I/O I/O VDDIO Reset State: - PIO or System IOs(2) - Internal pull-up enabled - Schmitt Trigger enabled(1)
PIO Controller - Parallel Capture Mode (PIOA Only) PIODC0-PIODC7 PIODCCLK PIODCEN1-2 Parallel Capture Mode Data Parallel Capture Mode Clock Parallel Capture Mode Enable Input Input Input External Bus Interface D0 - D7 A0 - A23 NWAIT Data Bus Address Bus External Wait Signal I/O Output Input Low VDDIO
Static Memory Controller - SMC NCS0 - NCS3 NRD NWE Chip Select Lines Read Signal Write Enable Output Output Output NAND Flash Logic NANDOE NANDWE NAND Flash Output Enable NAND Flash Write Enable Output Output Low Low Low Low Low
High Speed Multimedia Card Interface - HSMCI MCCK MCCDA MCDA0 - MCDA3 Multimedia Card Clock Multimedia Card Slot A Command Multimedia Card Slot A Data I/O I/O I/O
Universal Synchronous Asynchronous Receiver Transmitter USARTx SCKx TXDx RXDx RTSx CTSx DTR1 DSR1 DCD1 RI1 USARTx Serial Clock USARTx Transmit Data USARTx Receive Data USARTx Request To Send USARTx Clear To Send USART1 Data Terminal Ready USART1 Data Set Ready USART1 Data Carrier Detect USART1 Ring Indicator I/O I/O Input Output Input I/O Input Input Input
7
6500AS-ATARM-11-Dec-09
Table 3-1.
Signal Name
Signal Description List (Continued)
Function Type Active Level Voltage reference Comments
Synchronous Serial Controller - SSC TD RD TK RK TF RF SSC Transmit Data SSC Receive Data SSC Transmit Clock SSC Receive Clock SSC Transmit Frame Sync SSC Receive Frame Sync Output Input I/O I/O I/O I/O Timer/Counter - TC TCLKx TIOAx TIOBx TC Channel x External Clock Input TC Channel x I/O Line A TC Channel x I/O Line B Input I/O I/O
Pulse Width Modulation Controller- PWMC PWMHx PWM Waveform Output High for channel x Output only output in complementary mode when dead time insertion is enabled
PWMLx
PWM Waveform Output Low for channel x
Output
PWMFI0
PWM Fault Input
Input Serial Peripheral Interface - SPI
MISO MOSI SPCK SPI_NPCS0 SPI_NPCS1 SPI_NPCS3
Master In Slave Out Master Out Slave In SPI Serial Clock SPI Peripheral Chip Select 0 SPI Peripheral Chip Select
I/O I/O I/O I/O Output Two-Wire Interface- TWI Low Low
TWDx TWCKx
TWIx Two-wire Serial Data TWIx Two-wire Serial Clock Analog
I/O I/O
ADVREF
ADC, DAC and Analog Comparator Reference
Analog
Analog-to-Digital Converter - ADC AD0 - AD14 ADTRG Analog Inputs ADC Trigger Analog, Digital Input 12-bit Digital-to-Analog Converter - DAC DAC0 - DAC1 DACTRG Analog output DAC Trigger Analog, Digital Input VDDIO VDDIO
8
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Table 3-1.
Signal Name
Signal Description List (Continued)
Function Type Active Level Voltage reference Comments
Fast Flash Programming Interface - FFPI PGMEN0-PGMEN2 PGMM0-PGMM3 PGMD0-PGMD15 PGMRDY PGMNVALID PGMNOE PGMCK PGMNCMD Programming Enabling Programming Mode Programming Data Programming Ready Data Direction Programming Read Programming Clock Programming Command Input Input I/O Output Output Input Input Input USB Full Speed Device DDM DDP Notes: USB Full Speed Data USB Full Speed Data + 1. Schmitt Triggers can be disabled through PIO registers. 2. Some PIO lines are shared with System IOs. 3. Refer to the USB sub section in the product Electrical Characteristics Section for Pull-down value in USB Mode. 4. See Section 5.3 "Typical Powering Schematics" for restriction on voltage range of Analog Cells. Analog, Digital VDDIO Reset State: - USB Mode - Internal Pull-down(3) Low High Low Low VDDIO VDDIO
9
6500AS-ATARM-11-Dec-09
4. Package and Pinout
4.1 SAM3S4/2/1C Package and Pinout
Figure 4-2 shows the orientation of the 100-ball LFBGA Package The 100-ball LFBGA pinout will be specified as soon as the first layout of the device is completed. 4.1.1 100-lead LQFP Package Outline Figure 4-1. Orientation of the 100-lead LQFP Package
75 76 51 50
100 1 25
26
4.1.2
100-ball LFBGA Package Outline The 100-Ball LFBGA package has a 0.8 mm ball pitch and respects Green Standards. Its dimensions are 9 x 9 x 1.1 mm. Figure 4-2. Orientation of the 100-BALL LFBGA Package
TOP VIEW 10 9 8 7 6 5 4 3 2 1 ABCDEFGHJ K BALL A1
10
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
4.1.3 100-Lead LQFP Pinout
Table 4-1.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
100-lead LQFP SAM3S4/2/1C Pinout
ADVREF GND PB0/AD4 PC29/AD13 PB1/AD5 PC30/AD14 PB2/AD6 PC31 PB3/AD7 VDDIN VDDOUT PA17/PGMD5/ AD0 PC26 PA18/PGMD6/ AD1 PA21/AD8 VDDCORE PC27 PA19/PGMD7/ AD2 PC15/AD11 PA22/AD9 PC13/AD10 PA23 PC12/AD12 PA20/AD3 PC0 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 GND VDDIO PA16/PGMD4 PC7 PA15/PGMD3 PA14/PGMD2 PC6 PA13/PGMD1 PA24 PC5 VDDCORE PC4 PA25 PA26 PC3 PA12/PGMD0 PA11/PGMM3 PC2 PA10/PGMM2 GND PA9/PGMM1 PC1 PA8/XOUT32/ PGMM0 PA7/XIN32/ PGMNVALID VDDIO 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 TDI/PB4 PA6/PGMNOE PA5/PGMRDY PC28 PA4/PGMNCMD VDDCORE PA27 PC8 PA28 NRST TST PC9 PA29 PA30 PC10 PA3 PA2/PGMEN2 PC11 VDDIO GND PC14 PA1/PGMEN1 PC16 PA0/PGMEN0 PC17 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 TDO/TRACESWO/ PB5 JTAGSEL PC18 TMS/SWDIO/PB6 PC19 PA31 PC20 TCK/SWCLK/PB7 PC21 VDDCORE PC22 ERASE/PB12 DDM/PB10 DDP/PB11 PC23 VDDIO PC24 PB13/DAC0 PC25 GND PB8/XOUT PB9/PGMCK/XIN VDDIO PB14/DAC1 VDDPLL
11
6500AS-ATARM-11-Dec-09
4.1.4
100-ball LFBGA Pinout
Table 4-2.
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 C2 C3 C4 C5
100-ball LFBGA SAM3S4/2/1C Pinout (To be Provided)
12
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
4.2 SAM3S4/2/1B Package and Pinout
Figure 4-3. Orientation of the 64-pad QFN Package
64 1 49 48
16 17 32 TOP VIEW
33
Figure 4-4.
Orientation of the 64-lead LQFP Package
48 49 33 32
64
17
1
16
13
6500AS-ATARM-11-Dec-09
4.2.1
64-Lead LQFP and QFN Pinout 64-pin version SAM3S devices are pin-to-pin compatible with AT91SAM7S legacy products. Furthermore, SAM3S products have new functionalities shown in italic in Table 4-3. 64-pin SAM3S4/2/1B Pinout
ADVREF GND PB0/AD4 PB1/AD5 PB2/AD6 PB3/AD7 VDDIN VDDOUT PA17/PGMD5/ AD0 PA18/PGMD6/ AD1 PA21/PGMD9/ AD8 VDDCORE PA19/PGMD7/ AD2 PA22/PGMD10/ AD9 PA23/PGMD11 PA20/PGMD8/ AD3 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 GND VDDIO PA16/PGMD4 PA15/PGMD3 PA14/PGMD2 PA13/PGMD1 PA24/PGMD12 VDDCORE PA25/PGMD13 PA26/PGMD14 PA12/PGMD0 PA11/PGMM3 PA10/PGMM2 PA9/PGMM1 PA8/XOUT32/ PGMM0 PA7/XIN32/ PGMNVALID 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 TDI/PB4 PA6/PGMNOE PA5/PGMRDY PA4/PGMNCMD PA27/PGMD15 PA28 NRST TST PA29 PA30 PA3 PA2/PGMEN2 VDDIO GND PA1/PGMEN1 PA0/PGMEN0 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 TDO/TRACESWO/PB5 JTAGSEL TMS/SWDIO/PB6 PA31 TCK/SWCLK/PB7 VDDCORE ERASE/PB12 DDM/PB10 DDP/PB11 VDDIO PB13/DAC0 GND XOUT/PB8 XIN/PGMCK/PB9 PB14/DAC1 VDDPLL
Table 4-3.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Note:
The bottom pad of the QFN package must be connected to ground.
14
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
4.3 SAM3S4/2/1A Package and Pinout
Figure 4-5. Orientation of the 48-pad QFN Package
48 1 37 36
12 13 TOP VIEW 24
25
Figure 4-6.
Orientation of the 48-lead LQFP Package
36 37 25 24
48
13
1
12
15
6500AS-ATARM-11-Dec-09
4.3.1
48-Lead LQFP and QFN Pinout
Table 4-4.
1 2 3 4 5 6 7 8 9 10 11 12 Note:
48-pin SAM3S4/2/1A Pinout
ADVREF GND PB0/AD4 PB1/AD5 PB2/AD6 PB3/AD7 VDDIN VDDOUT 13 14 15 16 17 18 19 20 21 22 23 24 VDDIO PA16/PGMD4 PA15/PGMD3 PA14/PGMD2 PA13/PGMD1 VDDCORE PA12/PGMD0 PA11/PGMM3 PA10/PGMM2 PA9/PGMM1 PA8/XOUT32/ PGMM0 PA7/XIN32/ PGMNVALID 25 26 27 28 29 30 31 32 33 34 35 36 TDI/PB4 PA6/PGMNOE PA5/PGMRDY PA4/PGMNCMD NRST TST PA3 PA2/PGMEN2 VDDIO GND PA1/PGMEN1 PA0/PGMEN0 37 38 39 40 41 42 43 44 45 46 47 48 TDO/TRACESWO/ PB5 JTAGSEL TMS/SWDIO/PB6 TCK/SWCLK/PB7 VDDCORE ERASE/PB12 DDM/PB10 DDP/PB11 XOUT/PB8 XIN/PB9/PGMCK VDDIO VDDPLL
PA17/PGMD5/ AD0 PA18/PGMD6/ AD1 PA19/PGMD7/ AD2 PA20/AD3
The bottom pad of the QFN package must be connected to ground.
16
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
5. Power Considerations
5.1 Power Supplies
The SAM3S product has several types of power supply pins: * VDDCORE pins: Power the core, the embedded memories and the peripherals; voltage ranges from 1.62V and 1.95V. * VDDIO pins: Power the Peripherals I/O lines (Input/Output Buffers); USB transceiver; Backup part, 32kHz crystal oscillator and oscillator pads; ranges from 1.62V and 3.6V * VDDIN pin: Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply; Voltage ranges from 1.8V to 3.6V * VDDPLL pin: Powers the PLLA, PLLB, the Fast RC and the 3 to 20 MHz oscillator; voltage ranges from 1.62V and 1.95V.
5.2
Voltage Regulator
The SAM3S embeds a voltage regulator that is managed by the Supply Controller. This internal regulator is intended to supply the internal core of SAM3S. It features two different operating modes: * In Normal mode, the voltage regulator consumes less than 700 A static current and draws 80 mA of output current. Internal adaptive biasing adjusts the regulator quiescent current depending on the required load current. In Wait Mode quiescent current is only 7 A. * In Backup mode, the voltage regulator consumes less than 1 A while its output (VDDOUT) is driven internally to GND. The default output voltage is 1.80V and the start-up time to reach Normal mode is inferior to 100 s. For adequate input and output power supply decoupling/bypassing, refer to the Voltage Regulator section in the Electrical Characteristics section of the datasheet.
5.3
Typical Powering Schematics
The SAM3S supports a 1.62V-3.6V single supply mode. The internal regulator input connected to the source and its output feeds VDDCORE. Figure 5-1 shows the power schematics. As VDDIN powers the voltage regulator, the ADC/DAC and the analog comparator, when the user does not want to use the embedded voltage regulator, it can be disabled by software via the SUPC (note that it is different from Backup mode).
17
6500AS-ATARM-11-Dec-09
Figure 5-1.
Single Supply
VDDIO Main Supply (1.8V-3.6V) VDDIN VDDOUT
Voltage Regulator
USB Transceivers. ADC, DAC Analog Comp.
VDDCORE
VDDPLL
Note:
Restrictions With Main Supply < 2.4 V, USB and ADC/DAC and Analog comparator are not usable. With Main Supply 2.4V and < 3V, USB is not usable. With Main Supply 3V, all peripherals are usable.
Figure 5-2.
Core Externally Supplied
Main Supply (1.62V-3.6V)
VDDIO
USB Transceivers.
Can be the same supply
ADC, DAC Analog Comp.
ADC, DAC, Analog Comparator Supply (2.4V-3.6V)
VDDIN
VDDOUT
VDDCORE Supply (1.62V-1.95V)
Voltage Regulator
VDDCORE
VDDPLL
Note:
Restrictions With Main Supply < 2.4 V, USB and ADC/DAC and Analog comparator are not usable. With Main Supply 2.4V and < 3V, USB is not usable. With Main Supply 3V, all peripherals are usable.
Figure 5-3 below provides an example of the powering scheme when using a backup battery. Since the PIO state is preserved when in backup mode, any free PIO line can be used to switch off the external regulator by driving the PIO line at low level (PIO is input, pull-up enabled after backup reset). External wake-up of the system can be from a push button or any signal. See Section 5.6 "Wake-up Sources" for further details.
18
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Figure 5-3. Backup Battery
ADC, DAC, Analog Comparator Supply (2.4V-3.6V)
Backup Battery
VDDIO + VDDIN
USB Transceivers. ADC, DAC Analog Comp.
Main Supply
IN
OUT
VDDOUT
Voltage Regulator
3.3V LDO
ON/OFF
VDDCORE
VDDPLL
PIOx (Output)
WAKEUPx
External wakeup signal
Note: The two diodes provide a "switchover circuit" (for illustration purpose) between the backup battery and the main supply when the system is put in backup mode.
5.4
Active Mode
Active mode is the normal running mode with the core clock running from the fast RC oscillator, the main crystal oscillator or the PLLA. The power management controller can be used to adapt the frequency and to disable the peripheral clocks.
5.5
Low Power Modes
The various low power modes of the SAM3S are described below:
5.5.1
Backup Mode The purpose of backup mode is to achieve the lowest power consumption possible in a system which is performing periodic wake-ups to perform tasks but not requiring fast startup time (<0.1ms). Total current consumption is 3 A typical. The Supply Controller, zero-power power-on reset, RTT, RTC, Backup registers and 32 kHz oscillator (RC or crystal oscillator selected by software in the Supply Controller) are running. The regulator and the core supply are off. Backup mode is based on the Cortex-M3 deepsleep mode with the voltage regulator disabled. The SAM3S can be awakened from this mode through WUP0-15 pins, the supply monitor (SM), the RTT or RTC wake-up event. Backup mode is entered by using WFE instructions with the SLEEPDEEP bit in the System Control Register of the Cortex-M3 set to 1. (See the Power management description in The ARM Cortex M3 Processor section of the product datasheet). Exit from Backup mode happens if one of the following enable wake up events occurs:
19
6500AS-ATARM-11-Dec-09
* WKUPEN0-15 pins (level transition, configurable debouncing) * Supply Monitor alarm * RTC alarm * RTT alarm 5.5.2 Wait Mode The purpose of the wait mode is to achieve very low power consumption while maintaining the whole device in a powered state for a startup time of less than 10 s. Current Consumption in Wait mode is typically 15 A (total current consumption) if the internal voltage regulator is used or 8 A if an external regulator is used. In this mode, the clocks of the core, peripherals and memories are stopped. However, the core, peripherals and memories power supplies are still powered. From this mode, a fast start up is available. This mode is entered via Wait for Event (WFE) instructions with LPM = 1 (Low Power Mode bit in PMC_FSMR). The Cortex-M3 is able to handle external events or internal events in order to wake-up the core (WFE). By configuring the external lines WUP0-15 as fast startup wake-up pins (refer to Section 5.7 "Fast Startup"). RTC or RTT Alarm and USB wake-up events can be used to wake up the CPU (exit from WFE). Entering Wait Mode: * Select the 4/8/12 MHz fast RC oscillator as Main Clock * Set the LPM bit in the PMC Fast Startup Mode Register (PMC_FSMR) * Execute the Wait-For-Event (WFE) instruction of the processor
Note: Internal Main clock resynchronization cycles are necessary between the writing of MOSCRCEN bit and the effective entry in Wait mode. Depending on the user application, Waiting for MOSCRCEN bit to be cleared is recommended to ensure that the core will not execute undesired instructions.
5.5.3
Sleep Mode The purpose of sleep mode is to optimize power consumption of the device versus response time. In this mode, only the core clock is stopped. The peripheral clocks can be enabled. The current consumption in this mode is application dependent. This mode is entered via Wait for Interrupt (WFI) or Wait for Event (WFE) instructions with LPM = 0 in PMC_FSMR. The processor can be woke up from an interrupt if WFI instruction of the Cortex M3 is used, or from an event if the WFE instruction is used to enter this mode.
20
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
5.5.4 Low Power Mode Summary Table The modes detailed above are the main low power modes. Each part can be set to on or off separately and wake up sources can be individually configured. Table 5-1 below shows a summary of the configurations of the low power modes. Low Power Mode Configuration Summary
Table 5-1.
Mode
SUPC, 32 kHz Oscillator RTC RTT Backup Registers, Core POR Memory (Backup Region) Regulator Peripherals
Mode Entry WFE
PIO State Potential Wake Up Core at while in Low PIO State Consumption Wake-up (2) (3) Sources Wake Up Power Mode at Wake Up Time(1) PIOA & PIOB & PIOC Inputs with pull ups
Backup Mode
ON
OFF
WUP0-15 pins OFF SM alarm +SLEEPDEEP RTC alarm (Not powered) bit = 1 RTT alarm
Reset
Previous state saved
3 A typ(4)
< 0.1 ms
Wait Mode
ON
ON
Any Event from: Fast startup through Powered Clocked +SLEEPDEEP WUP0-15 pins back RTC alarm bit = 0 (Not clocked) +LPM bit = 1 RTT alarm USB wake-up WFE Entry mode =WFI Interrupt Only; Entry mode =WFE Any WFE or WFI Enabled Interrupt Powered(7) +SLEEPDEEP and/or Any Event Clocked from: Fast start-up back bit = 0 (Not clocked) through WUP0-15 +LPM bit = 0 pins RTC alarm RTT alarm USB wake-up
Previous state saved
Unchanged 5 A/15 A (5) < 10 s
Sleep Mode
ON
ON
Previous state saved
Unchanged
(6)
(6)
Notes:
1. When considering wake-up time, the time required to start the PLL is not taken into account. Once started, the device works with the 4/8/12 MHz fast RC oscillator. The user has to add the PLL start-up time if it is needed in the system. The wake-up time is defined as the time taken for wake up until the first instruction is fetched. 2. The external loads on PIOs are not taken into account in the calculation. 3. Supply Monitor current consumption is not included. 4. Total Current consumption. 5. 5 A on VDDCORE, 15 A for total current consumption (using internal voltage regulator), 8 A for total current consumption (without using internal voltage regulator). 6. Depends on MCK frequency. 7. In this mode the core is supplied and not clocked but some peripherals can be clocked.
21
6500AS-ATARM-11-Dec-09
5.6
Wake-up Sources
The wake-up events allow the device to exit the backup mode. When a wake-up event is detected, the Supply Controller performs a sequence which automatically reenables the core power supply and the SRAM power supply, if they are not already enabled.
Figure 5-4.
Wake-up Source
SMEN sm_out RTCEN rtc_alarm Core Supply Restart WKUPEN0 WKUPIS0
RTTEN rtt_alarm WKUPT0 Falling/Rising Edge Detector WKUPT1 Falling/Rising Edge Detector WKUPT15 Falling/Rising Edge Detector WKUPEN1 WKUPIS1 SLCK Debouncer
WKUP0
WKUPDBC WKUPS
WKUP1
WKUPEN15
WKUPIS15
WKUP15
22
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
5.7 Fast Startup
The SAM3S allows the processor to restart in a few microseconds while the processor is in wait mode or in sleep mode. A fast start up can occur upon detection of a low level on one of the 19 wake-up inputs (WKUP0 to 15 + SM + RTC + RTT). The fast restart circuitry, as shown in Figure 5-5, is fully asynchronous and provides a fast startup signal to the Power Management Controller. As soon as the fast start-up signal is asserted, the PMC automatically restarts the embedded 4 MHz fast RC oscillator, switches the master clock on this 4MHz clock and reenables the processor clock. Figure 5-5. Fast Start-Up Sources
USBEN usb_wakeup RTCEN rtc_alarm
RTTEN rtt_alarm
FSTT0
Falling/Rising Edge Detector
WKUP0
fast_restart
FSTT1
Falling/Rising Edge Detector
WKUP1
FSTT15
Falling/Rising Edge Detector
WKUP15
23
6500AS-ATARM-11-Dec-09
6. Input/Output Lines
The SAM3S has several kinds of input/output (I/O) lines such as general purpose I/Os (GPIO) and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the PIO controllers. The same PIO line can be used whether in IO mode or by the multiplexed peripheral. System I/Os include pins such as test pins, oscillators, erase or analog inputs.
6.1
General Purpose I/O Lines
GPIO Lines are managed by PIO Controllers. All I/Os have several input or output modes such as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Programming of these modes is performed independently for each I/O line through the PIO controller user interface. For more details, refer to the product PIO controller section. The input output buffers of the PIO lines are supplied through VDDIO power supply rail. The SAM3S embeds high speed pads able to handle up to 32 MHz for HSMCI (MCK/2), 45 MHz for SPI clock lines and 35 MHz on other lines. See AC Characteristics Section in the Electrical Characteristics Section of the datasheet for more details. Typical pull-up and pull-down value is 100 k for all I/Os. Each I/O line also embeds an ODT (On-Die Termination), see Figure 6-1. It consists of an internal series resistor termination scheme for impedance matching between the driver output (SAM3S) and the PCB trace impedance preventing signal reflection. The series resistor helps to reduce IOs switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot and undershoot (ringing) due to inductance of interconnect between devices or between boards. In conclusion ODT helps diminish signal integrity issues. Figure 6-1. On-Die Termination
Z0 ~ Zout + Rodt
ODT 36 Ohms Typ.
Rodt
Receiver SAM3 Driver with Zout ~ 10 Ohms PCB Trace Z0 ~ 50 Ohms
6.2
System I/O Lines
System I/O lines are pins used by oscillators, test mode, reset and JTAG to name but a few. Described below are the SAM3S system I/O lines shared with PIO lines: These pins are software configurable as general purpose I/O or system pins. At startup the default function of these pins is always used.
24
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Table 6-1. System I/O Configuration Pin List.
Default function after reset ERASE DDM DDP TCK/SWCLK TMS/SWDIO TDO/TRACESWO TDI PA7 PA8 PB9 PB8 Other function PB12 PB10 PB11 PB7 PB6 PB5 PB4 XIN32 XOUT32 XIN XOUT Constraints for normal start Low Level at startup See footnote (3) below See footnote (2) below In Matrix User Interface Registers (Refer to the SystemIO Configuration Register in the Bus Matrix section of the product datasheet.)
(1)
SYSTEM_IO bit number 12 10 11 7 6 5 4 Notes:
Configuration
1. If PB12 is used as PIO input in user applications, a low level must be ensured at startup to prevent Flash erase before the user application sets PB12 into PIO mode, 2. In the product Datasheet Refer to: Slow Clock Generator of the Supply Controller section. 3. In the product Datasheet Refer to: 3 to 20 MHZ Crystal Osillator information in PMC section.
6.2.1
Serial Wire JTAG Debug Port (SWJ-DP) Pins The SWJ-DP pins are TCK/SWCLK, TMS/SWDIO, TDO/SWO, TDI and commonly provided on a standard 20-pin JTAG connector defined by ARM. For more details about voltage reference and reset state, refer to Table 3-1 on page 6. At startup, SWJ-DP pins are configured in SWJ-DP mode to allow connection with debugging probe. Please refer to the Debug and Test Section of the product datasheet. SWJ-DP pins can be used as standard I/Os to provide users more general input/output pins when the debug port is not needed in the end application. Mode selection between SWJ-DP mode (System IO mode) and general IO mode is performed through the AHB Matrix Special Function Registers (MATRIX_SFR). Configuration of the pad for pull-up, triggers, debouncing and glitch filters is possible regardless of the mode. The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. It integrates a permanent pull-down resistor of about 15 k to GND, so that it can be left unconnected for normal operations. By default, the JTAG Debug Port is active. If the debugger host wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables the JTAG-DP and enables the SW-DP. When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace. The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP. For more information about SW-DP and JTAG-DP switching, please refer to the Debug and Test Section.
25
6500AS-ATARM-11-Dec-09
6.3
Test Pin
The TST pin is used for JTAG Boundary Scan Manufacturing Test or Fast Flash programming mode of the SAM3S series. The TST pin integrates a permanent pull-down resistor of about 15 k to GND, so that it can be left unconnected for normal operations. To enter fast programming mode, see the Fast Flash Programming Interface (FFPI) section. For more on the manufacturing and test mode, refer to the "Debug and Test" section of the product datasheet.
6.4
NRST Pin
The NRST pin is bidirectional. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. It will reset the Core and the peripherals except the Backup region (RTC, RTT and Supply Controller). There is no constraint on the length of the reset pulse and the reset controller can guarantee a minimum pulse length. The NRST pin integrates a permanent pull-up resistor to VDDIO of about 100 k . By default, the NRST pin is configured as an input.
6.5
ERASE Pin
The ERASE pin is used to reinitialize the Flash content (and some of its NVM bits) to an erased state (all bits read as logic level 1). It integrates a pull-down resistor of about 100 k to GND, so that it can be left unconnected for normal operations. This pin is debounced by SCLK to improve the glitch tolerance. When the ERASE pin is tied high during less than 100 ms, it is not taken into account. The pin must be tied high during more than 220 ms to perform a Flash erase operation. The ERASE pin is a system I/O pin and can be used as a standard I/O. At startup, the ERASE pin is not configured as a PIO pin. If the ERASE pin is used as a standard I/O, startup level of this pin must be low to prevent unwanted erasing. Please refer to Section 11.2 "Peripheral Signal Multiplexing on I/O Lines" on page 44. Also, if the ERASE pin is used as a standard I/O output, asserting the pin to low does not erase the Flash.
26
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
7. Processor and Architecture
7.1 ARM Cortex-M3 Processor
* Version 2.0 * Thumb-2 (ISA) subset consisting of all base Thumb-2 instructions, 16-bit and 32-bit * Harvard processor architecture enabling simultaneous instruction fetch with data load/store * Three-stage pipeline * Single cycle 32-bit multiply * Hardware divide * Thumb and Debug states * Handler and Thread modes * Low latency ISR entry and exit
7.2
APB/AHB bridge
The SAM3S product embeds one peripheral bridge: The peripherals of the bridge are clocked by MCK.
7.3
Matrix Masters
The Bus Matrix of the SAM3S product manages 4 masters, which means that each master can perform an access concurrently with others, to an available slave. Each master has its own decoder, which is defined specifically for each master. In order to simplify the addressing, all the masters have the same decodings. Table 7-1.
Master 0 Master 1 Master 2 Master 3
List of Bus Matrix Masters
Cortex-M3 Instruction/Data Cortex-M3 System Peripheral DMA Controller (PDC) CRC Calculation Unit
7.4
Matrix Slaves
The Bus Matrix of the SAM3S product manages 5 slaves. Each slave has its own arbiter, allowing a different arbitration per slave. Table 7-2.
Slave 0 Slave 1 Slave 2 Slave 3 Slave 4
List of Bus Matrix Slaves
Internal SRAM Internal ROM Internal Flash External Bus Interface Peripheral Bridge
27
6500AS-ATARM-11-Dec-09
7.5
Master to Slave Access
All the Masters can normally access all the Slaves. However, some paths do not make sense, for example allowing access from the Cortex-M3 S Bus to the Internal ROM. Thus, these paths are forbidden or simply not wired and shown as "-" in the following table. Table 7-3. SAM3S Master to Slave Access
Masters 0
Cortex-M3 I/D Bus
1
Cortex-M3 S Bus
2
PDC
3
CRCCU
Slaves 0 1 2 3 4 Internal SRAM Internal ROM Internal Flash External Bus Interface Peripheral Bridge
X X -
X X X
X X X X
X X X X -
7.6
Peripheral DMA Controller
* Handles data transfer between peripherals and memories * Low bus arbitration overhead - One Master Clock cycle needed for a transfer from memory to peripheral - Two Master Clock cycles needed for a transfer from peripheral to memory * Next Pointer management for reducing interrupt latency requirement The Peripheral DMA Controller handles transfer requests from the channel according to the following priorities (Low to High priorities): Table 7-4.
PWM TWI1 TWI0 UART1 UART0 USART1 USART0 DAC SPI SSC HSMCI PIOA TWI1 TWI0 UART1
Peripheral DMA Controller
Channel T/R Transmit Transmit Transmit Transmit Transmit Transmit Transmit Transmit Transmit Transmit Transmit Transmit Receive Receive Receive 100 & 64 Pins x x x x x x x x x x x x x x x 48 Pins x x x x x N/A x N/A x x N/A x x x N/A
Instance Name
28
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Table 7-4.
UART0 USART1 USART0 ADC SPI SSC HSMCI PIOA
Peripheral DMA Controller (Continued)
Channel T/R Receive Receive Receive Receive Receive Receive Receive Receive 100 & 64 Pins x x x x x x x x 48 Pins x x x x x x N/A x
Instance Name
7.7
Debug and Test Features
* Debug access to all memory and registers in the system, including Cortex-M3 register bank when the core is running, halted, or held in reset. * Serial Wire Debug Port (SW-DP) and Serial Wire JTAG Debug Port (SWJ-DP) debug access * Flash Patch and Breakpoint (FPB) unit for implementing breakpoints and code patches * Data Watchpoint and Trace (DWT) unit for implementing watchpoints, data tracing, and system profiling * Instrumentation Trace Macrocell (ITM) for support of printf style debugging * IEEE1149.1 JTAG Boundary-can on All Digital Pins
29
6500AS-ATARM-11-Dec-09
8. Product Mapping
Figure 8-1. SAM3S Product Mapping
0x00000000 0x00400000 Internal Flash 0x00800000 Internal ROM 0x00C00000 Reserved 0x1FFFFFFF 1 MByte bit band regiion 0x20000000 0x20100000 0x22000000 Undefined 0x24000000 0x40000000 32 MBytes bit band alias Code Boot Memory Code 0x40004000 SSC 0x40008000 0x00000000 Address memory space 0x40000000 Peripherals HSMCI 18 22 21
SRAM
0x4000C000
SPI Reserved 0x40010000 +0x40 +0x80 0x40014000 TC0 TC0 TC0 TC1 TC1 TC1 TC0 TC1 TC2 TC3 TC4 TC5 TWI0
23 24 25 26 27 28 19 20 31 14 15
Peripherals 0x60000000 0x61000000 0x62000000 0x63000000 0x64000000 0x9FFFFFFF SMC Chip Select 2 SMC Chip Select 3 Reserved 0xFFFFFFFF 0xE0000000 System External RAM SMC Chip Select 0 SMC Chip Select 1 0xA0000000 Reserved 0x60000000 External SRAM
+0x40 +0x80 0x40018000 0x4001C000
TWI1 0x40020000 System Controller SMC 0x40024000 10 0x40028000 USART1 PMC 0x4002C000 5 0x40030000 8 0x40034000 UDP UART1 0x40038000 9 0x4003C000 6 0x40040000 ACC PIOA 0x40044000 11 0x40048000 12 0x400E0000 13 0x400E2600 1 Reserved 0x40100000 Reserved RTT 0x40200000 3 4 0x60000000 2 0x40400000 32 MBytes bit band alias Reserved Reserved CRCCU DACC ADC Reserved Reserved USART0 PWM
0x400E0000 0x400E0200 offset
1 MByte bit band regiion
MATRIX block peripheral 0x400E0400 ID 0x400E0600 UART0 0x400E0740 CHIPID 0x400E0800 0x400E0A00 EFC 0x400E0C00 Reserved 0x400E0E00 0x400E1000 PIOB 0x400E1200 PIOC 0x400E1400 RSTC +0x10 SUPC +0x30 +0x50 WDT +0x60 RTC +0x90 GPBR 0x400E1600 Reserved 0x4007FFFF
33 29 30 34 35
System Controller
30
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
9. Memories
9.1
9.1.1
Embedded Memories
Internal SRAM The ATSAM3S4 product (256-Kbyte internal Flash version) embeds a total of 48 Kbytes highspeed SRAM. The ATSAM3S2 product (128-Kbyte internal Flash version) embeds a total of 32 Kbytes highspeed SRAM. The ATSAM3S1 product (64-Kbyte internal Flash version) embeds a total of 16 Kbytes highspeed SRAM. The SRAM is accessible over System Cortex-M3 bus at address 0x2000 0000. The SRAM is in the bit band region. The bit band alias region is mapped from 0x2200 0000 to 0x23FF FFFF.
9.1.2
Internal ROM The SAM3S product embeds an Internal ROM, which contains the SAM Boot Assistant (SAMBA), In Application Programming routines (IAP) and Fast Flash Programming Interface (FFPI). At any time, the ROM is mapped at address 0x0080 0000.
9.1.3 9.1.3.1
Embedded Flash Flash Overview The Flash of the ATSAM3S4 (256-Kbytes internal Flash version) is organized in one bank of 1024 pages (Single plane) of 256 bytes. The Flash of the ATSAM3S2 (128-Kbytes internal Flash version) is organized in one bank of 512 pages (Single plane) of 256 bytes. The Flash of the ATSAM3S1 (64-Kbytes internal Flash version) is organized in one bank of 256 pages (Single plane) of 256 bytes. The Flash contains a 128-byte write buffer, accessible through a 32-bit interface.
9.1.3.2
Flash Power Supply The Flash is supplied by VDDCORE. Enhanced Embedded Flash Controller The Enhanced Embedded Flash Controller (EEFC) manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped on the APB. The Enhanced Embedded Flash Controller ensures the interface of the Flash block with the 32bit internal bus. Its 128-bit wide memory interface increases performance. The user can choose between high performance or lower current consumption by selecting either 128-bit or 64-bit access. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands.
9.1.3.3
31
6500AS-ATARM-11-Dec-09
One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic. 9.1.3.4 Flash Speed The user needs to set the number of wait states depending on the frequency used. For more details, refer to the AC Characteristics sub section in the product Electrical Characteristics Section. 9.1.3.5 Lock Regions Several lock bits used to protect write and erase operations on lock regions. A lock region is composed of several consecutive pages, and each lock region has its associated lock bit. Table 9-1. Number of Lock Bits
Number of Lock Bits 16 8 4 Lock Region Size 16 kbytes (64 pages) 16 kbytes (64 pages) 16 kbytes (64 pages)
Product ATSAM3S4 ATSAM3S2 ATSAM3S1
If a locked-region's erase or program command occurs, the command is aborted and the EEFC triggers an interrupt. The lock bits are software programmable through the EEFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region. Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash. 9.1.3.6 Security Bit Feature The SAM3S features a security bit, based on a specific General Purpose NVM bit (GPNVM bit 0). When the security is enabled, any access to the Flash, SRAM, Core Registers and Internal Peripherals either through the ICE interface or through the Fast Flash Programming Interface, is forbidden. This ensures the confidentiality of the code programmed in the Flash. This security bit can only be enabled, through the command "Set General Purpose NVM Bit 0" of the EEFC User Interface. Disabling the security bit can only be achieved by asserting the ERASE pin at 1, and after a full Flash erase is performed. When the security bit is deactivated, all accesses to the Flash, SRAM, Core registers, Internal Peripherals are permitted. It is important to note that the assertion of the ERASE pin should always be longer than 200 ms. As the ERASE pin integrates a permanent pull-down, it can be left unconnected during normal operation. However, it is safer to connect it directly to GND for the final application. 9.1.3.7 Calibration Bits NVM bits are used to calibrate the brownout detector and the voltage regulator. These bits are factory configured and cannot be changed by the user. The ERASE pin has no effect on the calibration bits. Unique Identifier Each device integrates its own 64-bit unique identifier. These bits are factory configured and cannot be changed by the user. The ERASE pin has no effect on the unique identifier.
9.1.3.8
32
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
9.1.3.9 Fast Flash Programming Interface The Fast Flash Programming Interface allows programming the device through either a serial JTAG interface or through a multiplexed fully-handshaked parallel port. It allows gang programming with market-standard industrial programmers. The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands. The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered when TST and PA0 and PA1are tied low. 9.1.3.10 SAM-BA(R) Boot The SAM-BA Boot is a default Boot Program which provides an easy way to program in-situ the on-chip Flash memory. The SAM-BA Boot Assistant supports serial communication via the UART and USB. The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI). The SAM-BA Boot is in ROM and is mapped in Flash at address 0x0 when GPNVM bit 1 is set to 0. 9.1.3.11 GPNVM Bits The SAM3S features three GPNVM bits that can be cleared or set respectively through the commands "Clear GPNVM Bit" and "Set GPNVM Bit" of the EEFC User Interface. Table 9-2. General Purpose Non-volatile Memory Bits
Function Security bit Boot mode selection
GPNVMBit[#] 0 1
9.1.4
Boot Strategies The system always boots at address 0x0. To ensure maximum boot possibilities, the memory layout can be changed via GPNVM. A general-purpose NVM (GPNVM) bit is used to boot either on the ROM (default) or from the Flash. The GPNVM bit can be cleared or set respectively through the commands "Clear General-purpose NVM Bit" and "Set General-purpose NVM Bit" of the EEFC User Interface. Setting GPNVM Bit 1 selects the boot from the Flash, clearing it selects the boot from the ROM. Asserting ERASE clears the GPNVM Bit 1 and thus selects the boot from the ROM by default.
9.2
External Memories
The SAM3S features an External Bus Interface to provide the interface to a wide range of external memories and to any parallel peripheral.
9.2.1
Static Memory Controller * 8-bit Data Bus * Up to 24-bit Address Bus (up to 16 MBytes linear per chip select) * Up to 4 chip selects, Configurable Assignment * Multiple Access Modes supported
33
6500AS-ATARM-11-Dec-09
- Chip Select, Write enable or Read enable Control Mode - Asynchronous read in Page Mode supported (4- up to 32-byte page size) * Multiple device adaptability - Control signals programmable setup, pulse and hold time for each Memory Bank * Multiple Wait State Management - Programmable Wait State Generation - External Wait Request - Programmable Data Float Time * Slow Clock mode supported * Additional Logic for NAND Flash
34
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
10. System Controller
The System Controller is a set of peripherals, which allow handling of key elements of the system, such as power, resets, clocks, time, interrupts, watchdog, etc... See the system controller block diagram in Figure 10-1 on page 36
35
6500AS-ATARM-11-Dec-09
Figure 10-1. System Controller Block Diagram
VDDIO VDDOUT
vr_on vr_mode
Software Controlled Voltage Regulator
VDDIN
Zero-Power Power-on Reset
Supply Controller PIOA/B/C Input/Output Buffers
VDDIO
Supply Monitor (Backup) WKUP0 - WKUP15
General Purpose Backup Registers
ON out
PIOx
Analog Comparator ADC Analog Circuitry rtc_nreset SLCK RTC rtc_alarm DAC Analog Circuitry VDDIO rtt_nreset SLCK RTT rtt_alarm USB Transeivers
vddcore_nreset
ADx ADVREF DACx
DDP DDM
osc32k_xtal_en
XTALSEL
XIN32 XOUT32
Xtal 32 kHz Oscillator
Slow Clock SLCK
bod_core_on lcore_brown_out
Brownout Detector (Core)
VDDCORE
Embedded 32 kHz RC Oscillator
osc32k_rc_en
SRAM
Backup Power Supply
vddcore_nreset
Peripherals
Reset Controller NRST
proc_nreset periph_nreset ice_nreset
Matrix Peripheral Bridge
Cortex-M3 FSTT0 - FSTT15
Embedded 12 / 8 / 4 MHz RC Oscillator
SLCK
Flash
Main Clock MAINCK
XIN XOUT
3 - 20 MHz XTAL Oscillator
Power Management Controller
Master Clock MCK
MAINCK PLLA VDDIO MAINCK
PLLACK
SLCK Watchdog Timer
PLLBCK
PLLB
Core Power Supply
FSTT0 - FSTT15 are possible Fast Startup Sources, generated by WKUP0-WKUP15 Pins, but are not physical pins.
36
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
10.1 System Controller and Peripherals Mapping
Please refer to Section 8-1 "SAM3S Product Mapping" on page 30. All the peripherals are in the bit band region and are mapped in the bit band alias region.
10.2
Power-on-Reset, Brownout and Supply Monitor
The SAM3S embeds three features to monitor, warn and/or reset the chip: * Power-on-Reset on VDDIO * Brownout Detector on VDDCORE * Supply Monitor on VDDIO
10.2.1
Power-on-Reset The Power-on-Reset monitors VDDIO. It is always activated and monitors voltage at start up but also during power down. If VDDIO goes below the threshold voltage, the entire chip is reset. For more information, refer to the Electrical Characteristics section of the datasheet. Brownout Detector on VDDCORE The Brownout Detector monitors VDDCORE. It is active by default. It can be deactivated by software through the Supply Controller (SUPC_MR). It is especially recommended to disable it during low-power modes such as wait or sleep modes. If VDDCORE goes below the threshold voltage, the reset of the core is asserted. For more information, refer to the Supply Controller (SUPC) and Electrical Characteristics sections of the datasheet.
10.2.2
10.2.3
Supply Monitor on VDDIO The Supply Monitor monitors VDDIO. It is not active by default. It can be activated by software and is fully programmable with 16 steps for the threshold (between 1.9V to 3.4V). It is controlled by the Supply Controller (SUPC). A sample mode is possible. It allows to divide the supply monitor power consumption by a factor of up to 2048. For more information, refer to the SUPC and Electrical Characteristics sections of the datasheet.
10.3
Reset Controller
The Reset Controller is based on a Power-on-Reset cell, and a Supply Monitor on VDDCORE. The Reset Controller is capable to return to the software the source of the last reset, either a general reset, a wake-up reset, a software reset, a user reset or a watchdog reset. The Reset Controller controls the internal resets of the system and the NRST pin input/output. It is capable to shape a reset signal for the external devices, simplifying to a minimum connection of a push-button on the NRST pin to implement a manual reset. The configuration of the Reset Controller is saved as supplied on VDDIO.
10.4
Supply Controller (SUPC)
The Supply Controller controls the power supplies of each section of the processor and the peripherals (via Voltage regulator control) The Supply Controller has its own reset circuitry and is clocked by the 32 kHz Slow clock generator.
37
6500AS-ATARM-11-Dec-09
The reset circuitry is based on a zero-power power-on reset cell and a brownout detector cell. The zero-power power-on reset allows the Supply Controller to start properly, while the software-programmable brownout detector allows detection of either a battery discharge or main voltage loss. The Slow Clock generator is based on a 32 kHz crystal oscillator and an embedded 32 kHz RC oscillator. The Slow Clock defaults to the RC oscillator, but the software can enable the crystal oscillator and select it as the Slow Clock source. The Supply Controller starts up the device by sequentially enabling the internal power switches and the Voltage Regulator, then it generates the proper reset signals to the core power supply. It also enables to set the system in different low power modes and to wake it up from a wide range of events.
10.5
Clock Generator
The Clock Generator is made up of: * One Low Power 32768Hz Slow Clock oscillator with bypass mode * One Low-Power RC oscillator * One 3-20 MHz Crystal Oscillator, which can be bypassed * One Fast RC oscillator factory programmed, 3 output frequencies can be selected: 4, 8 or 12 MHz. By default 4 MHz is selected. * One 60 to 130 MHz PLL (PLLB) providing a clock for the USB Full Speed Controller * One 60 to 130 MHz programmable PLL (PLLA), capable to provide the clock MCK to the processor and to the peripherals. The input frequency of PLLA is from 7.5 and 20 MHz.
38
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Figure 10-2. Clock Generator Block Diagram
Clock Generator XTALSEL
On Chip 32 kHz RC OSC
XIN32 XOUT32 Slow Clock Oscillator
Slow Clock SLCK
XIN XOUT
3-20 MHz Main Oscillator On Chip 12/8/4 MHz RC OSC
Main Clock MAINCK
MAINSEL
PLL and Divider B PLL and Divider A Status Control
PLLB Clock PLLBCK PLLA Clock PLLACK
Power Management Controller
10.6
Power Management Controller
The Power Management Controller provides all the clock signals to the system. It provides: * the Processor Clock, HCLK * the Free running processor clock, FCLK * the Cortex SysTick external clock * the Master Clock, MCK, in particular to the Matrix and the memory interfaces * the USB Clock, UDPCK * independent peripheral clocks, typically at the frequency of MCK * three programmable clock outputs: PCK0, PCK1 and PCK2 The Supply Controller selects between the 32 kHz RC oscillator or the crystal oscillator. The unused oscillator is disabled automatically so that power consumption is optimized. By default, at startup the chip runs out of the Master Clock using the fast RC oscillator running at 4 MHz. The user can trim the 8 and 12 MHz RC Oscillator frequency by software.
39
6500AS-ATARM-11-Dec-09
Figure 10-3. SAM3S Power Management Controller Block Diagram
Processor Clock Controller Sleep Mode HCK int
Divider /8
SystTick
FCLK Master Clock Controller SLCK MAINCK PLLACK PLLBCK Prescaler /1,/2,/4,...,/64 Peripherals Clock Controller ON/OFF MCK
periph_clk[..]
Programmable Clock Controller SLCK MAINCK PLLACK PLLBCK ON/OFF Prescaler /1,/2,/4,...,/64 pck[..]
USB Clock Controller ON/OFF PLLBCK UDPCK
The SysTick calibration value is fixed at 8000 which allows the generation of a time base of 1 ms with SystTick clock at 8 MHz (max HCLK/8 = 64 MHz/8).
10.7
Watchdog Timer
* 16-bit key-protected only-once-Programmable Counter * Windowed, prevents the processor to be in a dead-lock on the watchdog access.
10.8
SysTick Timer
* 24-bit down counter * Self-reload capability * Flexible System timer
10.9
Real Time Timer
* Real Time Timer, allowing backup of time with different accuracies - 32-bit free-running back-up counter - Integrates a 16-bit programmable prescaler running on slow clock
40
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
- Alarm register capable to generate a wake-up of the system through the Shut Down Controller
10.10 Real Time Clock
* Low power consumption * Full asynchronous design * Two hundred year calendar * Programmable Periodic Interrupt * Alarm and update parallel load * Control of alarm and update Time/Calendar Data In
10.11 General Purpose Backup Registers
* Eight 32-bit general-purpose backup registers
10.12 Nested Vectored Interrupt Controller
* Thirty maskable external interrupts * Sixteen priority levels * Processor state automatically saved on interrupt entry, and restored on * Dynamic reprioritization of interrupts * Priority grouping. - selection of preempting interrupt levels and non-preempting interrupt levels. * Support for tail-chaining and late arrival of interrupts. - back-to-back interrupt processing without the overhead of state saving and restoration between interrupts. * Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead.
10.13 Chip Identification
* Chip Identifier (CHIPID) registers permit recognition of the device and its revision. Table 10-1. SAM3S Chip IDs Register
Flash Size (KBytes) 256 128 64 256 128 64 256 128 64 Pin Count 48 48 48 64 64 64 100 100 100 DBGU_CIDR 0x28800960 0x288A0760 0x28890560 0x28900960 0x289A0760 0x28990560 0x28A00960 0x28AA0760 0x28A90560 CHIPID_EXID 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
Chip Name ATSAM3S4A (Rev A) ATSAM3S2A (Rev A) ATSAM3S1A (Rev A) ATSAM3S4B (Rev A) ATSAM3S2B (Rev A) ATSAM3S1B (Rev A) ATSAM3S4C (Rev A) ATSAM3S2C (Rev A) ATSAM3S1C (Rev A)
* JTAG ID: 0x05B2D03F
41
6500AS-ATARM-11-Dec-09
10.14 UART
* Two-pin UART - Implemented features are 100% compatible with the standard Atmel USART - Independent receiver and transmitter with a common programmable Baud Rate Generator - Even, Odd, Mark or Space Parity Generation - Parity, Framing and Overrun Error Detection - Automatic Echo, Local Loopback and Remote Loopback Channel Modes - Support for two PDC channels with connection to receiver and transmitter
10.15 PIO Controllers
* 3 PIO Controllers, PIOA, PIOB and PIOC (100-pin version only) controlling a maximum of 79 I/O Lines * Fully programmable through Set/Clear Registers Table 10-2.
Version PIOA PIOB PIOC
PIO available according to pin count
48 pin 21 13 64 pin 32 15 100 pin 32 15 32
* Multiplexing of four peripheral functions per I/O Line * For each I/O Line (whether assigned to a peripheral or used as general purpose I/O) - Input change, rising edge, falling edge, low level and level interrupt - Debouncing and Glitch filter - Multi-drive option enables driving in open drain - Programmable pull-up or pull-down on each I/O line - Pin data status register, supplies visibility of the level on the pin at any time * Synchronous output, provides Set and Clear of several I/O lines in a single write
42
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
11. Peripherals
11.1 Peripheral Identifiers
Table 11-1 defines the Peripheral Identifiers of the SAM3S. A peripheral identifier is required for the control of the peripheral interrupt with the Nested Vectored Interrupt Controller and for the control of the peripheral clock with the Power Management Controller. Table 11-1.
Instance ID 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
Peripheral Identifiers
Instance Name SUPC RSTC RTC RTT WDT PMC EEFC UART0 UART1 SMC PIOA PIOB PIOC USART0 USART1 HSMCI TWI0 TWI1 SPI SSC TC0 TC1 TC2 TC3 TC4 TC5 ADC DACC PWM CRCCU ACC UDP NVIC Interrupt X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X PMC Clock Control Instance Description Supply Controller Reset Controller Real Time Clock Real Time Timer Watchdog Timer Power Management Controller Enhanced Embedded Flash Controller Reserved UART 0 UART 1 SMC Parallel I/O Controller A Parallel I/O Controller B Parallel I/O Controller C USART 0 USART 1 Reserved Reserved High Speed Multimedia Card Interface Two Wire Interface 0 Two Wire Interface 1 Serial Peripheral Interface Synchronous Serial Controller Timer/Counter 0 Timer/Counter 1 Timer/Counter 2 Timer/Counter 3 Timer/Counter 4 Timer/Counter 5 Analog-to-Digital Converter Digital-to-Analog Converter Pulse Width Modulation CRC Calculation Unit Analog Comparator USB Device Port
43
6500AS-ATARM-11-Dec-09
11.2
Peripheral Signal Multiplexing on I/O Lines
The SAM3S product features 2 PIO controllers on 48-pin and 64-pin versions (PIOA, PIOB) or 3 PIO controllers on the 100-pin version, (PIOA, PIOB, PIOC), that multiplex the I/O lines of the peripheral set. The SAM3S 64-pin and 100-pin PIO Controllers control up to 32 lines. (See, Table 10-2.) Each line can be assigned to one of three peripheral functions: A, B or C. The multiplexing tables in the following pages define how the I/O lines of the peripherals A, B and C are multiplexed on the PIO Controllers. The column "Comments" has been inserted in this table for the user's own comments; it may be used to track how pins are defined in an application. Note that some peripheral functions which are output only, might be duplicated within the tables.
44
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
11.2.1 PIO Controller A Multiplexing Multiplexing on PIO Controller A (PIOA)
Peripheral A PWMH0 PWMH1 PWMH2 TWD0 TWCK0 RXD0 TXD0 RTS0 CTS0 URXD0 UTXD0 NPCS0 MISO MOSI SPCK TF TK TD RD RK RF RXD1 TXD1 SCK1 RTS1 CTS1 DCD1 DTR1 DSR1 RI1 PWML2 NPCS1 Peripheral B TIOA0 TIOB0 SCK0 NPCS3 TCLK0 NPCS3 PCK0 PWMH3 ADTRG NPCS1 NPCS2 PWMH0 PWMH1 PWMH2 PWMH3 TIOA1 TIOB1 PCK1 PCK2 PWML0 PWML1 PCK1 NPCS3 PWMH0 PWMH1 PWMH2 TIOA2 TIOB2 TCLK1 TCLK2 NPCS2 PCK2 NCS2 A19 A20 A23 MCDA2 MCDA3 MCCDA MCCK MCDA0 MCDA1 PWML3 PWML2 PWMH3 A14 A15 A16 WKUP8 WKUP14/PIODCEN1 WKUP15/PIODCEN2 AD0 AD1 AD2/WKUP9 AD3/WKUP10 AD8 AD9 PIODCCLK PIODC0 PIODC1 PIODC2 PIODC3 PIODC4 PIODC5 WKUP11/PIODC6 PIODC7 64/100-pin versions 64/100-pin versions 64/100-pin versions 64/100-pin versions 64/100-pin versions 64/100-pin versions 64/100-pin versions 64/100-pin versions 64/100-pin versions 64/100-pin versions 64/100-pin versions WKUP7 PWMFI0 WKUP5 WKUP6 XIN32 XOUT32 WKUP3 WKUP4 Peripheral C A17 A18 DATRG Extra Function WKUP0 WKUP1 WKUP2 System Function Comments High drive High drive High drive High drive
Table 11-2.
I/O Line PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PA8 PA9 PA10 PA11 PA12 PA13 PA14 PA15 PA16 PA17 PA18 PA19 PA20 PA21 PA22 PA23 PA24 PA25 PA26 PA27 PA28 PA29 PA30 PA31
45
6500AS-ATARM-11-Dec-09
11.2.2
PIO Controller B Multiplexing Multiplexing on PIO Controller B (PIOB)
Peripheral A PWMH0 PWMH1 URXD1 UTXD1 TWD1 TWCK1 NPCS2 PCK2 PWMH2 PWML0 WKUP13 Peripheral B Peripheral C Extra Function AD4 AD5 AD6/ WKUP12 AD7 TDI TDO/TRACESWO TMS/SWDIO TCK/SWCLK XOUT XIN DDM DDP PWML1 PWML2 NPCS1 PCK0 PWMH3 DAC0 DAC1 ERASE 64/100-pin versions 64/100-pin versions System Function Comments
Table 11-3.
I/O Line PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 PB8 PB9 PB10 PB11 PB12 PB13 PB14
46
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
11.2.3 PIO Controller C Multiplexing Multiplexing on PIO Controller C (PIOC)
Peripheral A D0 D1 D2 D3 D4 D5 D6 D7 NWE NANDOE NANDWE NRD NCS3 NWAIT NCS0 NCS1 A21/NANDALE A22/NANDCLE A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 PWMH0 PWMH1 PWMH2 PWMH3 PWML3 TIOA3 TIOB3 TCLK3 TIOA4 TIOB4 TCLK4 TIOA5 TIOB5 TCLK5 AD13 AD14 PWML1 AD11 PWML0 AD12 AD10 Peripheral B PWML0 PWML1 PWML2 PWML3 NPCS1 Peripheral C Extra Function System Function Comments 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version 100-pin version
Table 11-4.
I/O Line PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 PC8 PC9 PC10 PC11 PC12 PC13 PC14 PC15 PC16 PC17 PC18 PC19 PC20 PC21 PC22 PC23 PC24 PC25 PC26 PC27 PC28 PC29 PC30 PC31
47
6500AS-ATARM-11-Dec-09
12. Embedded Peripherals Overview
12.1 Serial Peripheral Interface (SPI)
* Supports communication with serial external devices - Four chip selects with external decoder support allow communication with up to 15 peripherals - Serial memories, such as DataFlash and 3-wire EEPROMs - Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors - External co-processors * Master or slave serial peripheral bus interface - 8- to 16-bit programmable data length per chip select - Programmable phase and polarity per chip select - Programmable transfer delays between consecutive transfers and between clock and data per chip select - Programmable delay between consecutive transfers - Selectable mode fault detection * Very fast transfers supported - Transfers with baud rates up to MCK - The chip select line may be left active to speed up transfers on the same device
12.2
Two Wire Interface (TWI)
* Master, Multi-Master and Slave Mode Operation * Compatibility with Atmel two-wire interface, serial memory and I2C compatible devices * One, two or three bytes for slave address * Sequential read/write operations * Bit Rate: Up to 400 kbit/s * General Call Supported in Slave Mode * Connecting to PDC channel capabilities optimizes data transfers in Master Mode only - One channel for the receiver, one channel for the transmitter - Next buffer support
12.3
Universal Asynchronous Receiver Transceiver (UART)
* Two-pin UART - Independent receiver and transmitter with a common programmable Baud Rate Generator - Even, Odd, Mark or Space Parity Generation - Parity, Framing and Overrun Error Detection - Automatic Echo, Local Loopback and Remote Loopback Channel Modes - Support for two PDC channels with connection to receiver and transmitter
48
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
12.4 Universal Synchronous Asynchronous Receiver Transceiver (USART)
* Programmable Baud Rate Generator with Fractional Baud rate support * 5- to 9-bit full-duplex synchronous or asynchronous serial communications - 1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode - Parity generation and error detection - Framing error detection, overrun error detection - MSB- or LSB-first - Optional break generation and detection - By 8 or by-16 over-sampling receiver frequency - Hardware handshaking RTS-CTS - Receiver time-out and transmitter timeguard - Optional Multi-drop Mode with address generation and detection - Optional Manchester Encoding - Full modem line support on USART1 (DCD-DSR-DTR-RI) * RS485 with driver control signal * ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards - NACK handling, error counter with repetition and iteration limit * SPI Mode - Master or Slave - Serial Clock programmable Phase and Polarity - SPI Serial Clock (SCK) Frequency up to MCK/4 * IrDA modulation and demodulation - Communication at up to 115.2 Kbps * Test Modes - Remote Loopback, Local Loopback, Automatic Echo
12.5
Synchronous Serial Controller (SSC)
* Provides serial synchronous communication links used in audio and telecom applications (with CODECs in Master or Slave Modes, I2S, TDM Buses, Magnetic Card Reader) * Contains an independent receiver and transmitter and a common clock divider * Offers configurable frame sync and data length * Receiver and transmitter can be programmed to start automatically or on detection of different event on the frame sync signal * Receiver and transmitter include a data signal, a clock signal and a frame synchronization signal
12.6
Timer Counter (TC)
* Six 16-bit Timer Counter Channels * Wide range of functions including: - Frequency Measurement - Event Counting
49
6500AS-ATARM-11-Dec-09
- Interval Measurement - Pulse Generation - Delay Timing - Pulse Width Modulation - Up/down Capabilities * Each channel is user-configurable and contains: - Three external clock inputs - Five internal clock inputs - Two multi-purpose input/output signals * Two global registers that act on all three TC Channels * Quadrature decoder - Advanced line filtering - Position / revolution / speed * 2-bit Gray Up/Down Counter for Stepper Motor
12.7
Pulse Width Modulation Controller (PWM)
* One Four-channel 16-bit PWM Controller, 16-bit counter per channel * Common clock generator, providing Thirteen Different Clocks - A Modulo n counter providing eleven clocks - Two independent Linear Dividers working on modulo n counter outputs - High Frequency Asynchronous clocking mode * Independent channel programming - Independent Enable Disable Commands - Independent Clock Selection - Independent Period and Duty Cycle, with Double Buffering - Programmable selection of the output waveform polarity - Programmable center or left aligned output waveform - Independent Output Override for each channel - Independent complementary Outputs with 12-bit dead time generator for each channel - Independent Enable Disable Commands - Independent Clock Selection - Independent Period and Duty Cycle, with Double Buffering * Synchronous Channel mode - Synchronous Channels share the same counter - Mode to update the synchronous channels registers after a programmable number of periods * Connection to one PDC channel - Offers Buffer transfer without Processor Intervention, to update duty cycle of synchronous channels * independent event lines which can send up to 4 triggers on ADC within a period
50
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
* Programmable Fault Input providing an asynchronous protection of outputs * Stepper motor control (2 Channels)
12.8
High Speed Multimedia Card Interface (HSMCI)
* 4-bit or 1-bit Interface * Compatibility with MultiMedia Card Specification Version 4.3 * Compatibility with SD and SDHC Memory Card Specification Version 2.0 * Compatibility with SDIO Specification Version V1.1. * Compatibility with CE-ATA Specification 1.1 * Cards clock rate up to Master Clock divided by 2 * Boot Operation Mode support * High Speed mode support * Embedded power management to slow down clock rate when not used * HSMCI has one slot supporting - One MultiMediaCard bus (up to 30 cards) or - One SD Memory Card - One SDIO Card * Support for stream, block and multi-block data read and write
12.9
USB Device Port (UDP)
* USB V2.0 full-speed compliant,12 Mbits per second. * Embedded USB V2.0 full-speed transceiver * Embedded 2688-byte dual-port RAM for endpoints * Eight endpoints - Endpoint 0: 64 bytes - Endpoint 1 and 2: 64 bytes ping-pong - Endpoint 3: 64 bytes - Endpoint 4 and 5: 512 bytes ping-pong - Endpoint 6 and 7: 64 bytes ping-pong - Ping-pong Mode (two memory banks) for Isochronous and bulk endpoints * Suspend/resume logic * Integrated Pull-up on DDP * Pull-down resistor on DDM and DDP when disabled
12.10 Analog-to-Digital Converter (ADC)
* up to 16 Channels, * 10/12-bit resolution * up to 1 MSample/s * programmable sequence of conversion on each channel * Integrated temperature sensor * Single ended/differential conversion
51
6500AS-ATARM-11-Dec-09
* Programmable gain: 1, 2, 4
12.11 Digital-to-Analog Converter (DAC)
* Up to 2 channel 12-bit DAC * Up to 2 mega-samples conversion rate in single channel mode * Flexible conversion range * Multiple trigger sources for each channel * 2 Sample/Hold (S/H) outputs * Built-in offset and gain calibration * Possibility to drive output to ground * Possibility to use as input to analog comparator or ADC (as an internal wire and without S/H stage) * Two PDC channels * Power reduction mode
12.12 Static Memory Controller
* 16-Mbyte Address Space per Chip Select * 8- bit Data Bus * Word, Halfword, Byte Transfers * Programmable Setup, Pulse And Hold Time for Read Signals per Chip Select * Programmable Setup, Pulse And Hold Time for Write Signals per Chip Select * Programmable Data Float Time per Chip Select * External Wait Request * Automatic Switch to Slow Clock Mode * Asynchronous Read in Page Mode Supported: Page Size Ranges from 4 to 32 Bytes * NAND FLASH additional logic supporting NAND Flash with Multiplexed Data/Address buses * Hardware Configurable number of chip select from 1 to 4 * Programmable timing on a per chip select basis
12.13 Analog Comparator
* One analog comparator * High speed option vs. low power option * Selectable input hysteresis: - 0, 20 mV, 50 mV * Minus input selection: - DAC outputs - Temperature Sensor - ADVREF - AD0 to AD3 ADC channels * Plus input selection: - All analog inputs
52
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
* output selection: - Internal signal - external pin - selectable inverter * window function * Interrupt on: - Rising edge, Falling edge, toggle - Signal above/below window, signal inside/outside window
12.14 Cyclic Redundancy Check Calculation Unit (CRCCU)
* 32-bit cyclic redundancy check automatic calculation * CRC calculation between two addresses of the memory
53
6500AS-ATARM-11-Dec-09
13. Package Drawings
The SAM3S series devices are available in LQFP, QFN and LFBGA packages. Figure 13-1. 100-lead LQFP Package Mechanical Drawing
Note : 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026 for additional information.
54
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Figure 13-2. 100-ball LFBGA Package Drawing
55
6500AS-ATARM-11-Dec-09
Figure 13-3. 64- and 48-lead LQFP Package Drawing
56
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Table 13-1.
Symbol Min A A1 A2 D D1 E E1 R2 R1 q 1 2 3 c L L1 S b e D2 E2 0.20 0.17 0.08 0.08 0 0 11 11 0.09 0.45 - 0.05 1.35 Nom - - 1.40 9.00 BSC 7.00 BSC 9.00 BSC 7.00 BSC - - 3.5 - 12 12 - 0.60 1.00 REF - 0.20 0.50 BSC. 5.50 5.50 Tolerances of Form and Position aaa bbb ccc ddd 0.20 0.20 0.08 0.08 0.008 0.008 0.003 0.003 - 0.27 0.008 0.007 0.20 - 7 - 13 13 0.20 0.75 0.003 0.003 0 0 11 11 0.004 0.018 Max 1.60 0.15 1.45 Min - 0.002 0.053 Nom - - 0.055 0.354 BSC 0.276 BSC 0.354 BSC 0.276 BSC - - 3.5 - 12 12 - 0.024 0.039 REF - 0.008 0.020 BSC. 0.217 0.217 - 0.011 0.008 - 7 - 13 13 0.008 0.030 Max 0.063 0.006 0.057
48-lead LQFP Package Dimensions (in mm)
Millimeter Inch
57
6500AS-ATARM-11-Dec-09
Table 13-2.
Symbol A A1 A2 D D1 E E1 R2 R1 q 1 2 3 c L L1 S b e D2 E2 aaa bbb ccc ddd
64-lead LQFP Package Dimensions (in mm)
Millimeter Min - 0.05 1.35 Nom - - 1.40 12.00 BSC 10.00 BSC 12.00 BSC 10.00 BSC 0.08 0.08 0 0 11 11 0.09 0.45 0.20 0.17 - - 3.5 - 12 12 - 0.60 1.00 REF - 0.20 0.50 BSC. 7.50 7.50 Tolerances of Form and Position 0.20 0.20 0.08 0.08 0.008 0.008 0.003 0.003 - 0.27 0.008 0.007 0.20 - 7 - 13 13 0.20 0.75 0.003 0.003 0 0 11 11 0.004 0.018 Max 1.60 0.15 1.45 Min - 0.002 0.053 Inch Nom - - 0.055 0.472 BSC 0.383 BSC 0.472 BSC 0.383 BSC - - 3.5 - 12 12 - 0.024 0.039 REF - 0.008 0.020 BSC. 0.285 0.285 - 0.011 0.008 - 7 - 13 13 0.008 0.030 Max 0.063 0.006 0.057
58
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Figure 13-4. 48-pad QFN Package
59
6500AS-ATARM-11-Dec-09
Table 13-3.
Symbol
48-pad QFN Package Dimensions (in mm)
Millimeter Min Nom - - 0.65 0.20 REF 0.18 0.20 7.00 bsc 5.45 5.60 7.00 bsc 5.45 0.35 5.60 0.40 0.50 bsc 0.09 - - 0.004 5.75 0.45 0.215 0.014 5.75 0.215 0.23 0.007 Max 090 0.050 0.70 Min - - - Inch Nom - - 0.026 0.008 REF 0.008 0.276 bsc 0.220 0.276 bsc 0.220 0.016 0.020 bsc - - 0.226 0.018 0.226 0.009 Max 0.035 0.002 0.028
A A1 A2 A3 b D D2 E E2 L e R
- - -
Tolerances of Form and Position aaa bbb ccc 0.10 0.10 0.05 0.004 0.004 0.002
60
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Figure 13-5. 64-pad QFN Package Drawing
61
6500AS-ATARM-11-Dec-09
14. Ordering Information
Table 14-1.
Ordering Code ATSAM3S4CA-AU ATSAM3S4CA-CU ATSAM3S4BA-AU ATSAM3S4BA-MU ATSAM3S4AA-AU ATSAM3S4AA-MU ATSAM3S2CA-AU ATSAM3S2CA-CU ATSAM3S2BA-AU ATSAM3S2BA-MU ATSAM3S2AA-AU ATSAM3S2AA-MU ATSAM3S1CA-AU ATSAM3S1CA-CU ATSAM3S1BA-AU ATSAM3S1BA-MU ATSAM3S1AA-AU ATSAM3S1AA-MU MRL A A A A A A A A A A A A A A A A A A Flash (Kbytes) 256 256 256 256 256 256 128 128 128 128 128 128 64 64 64 64 64 64 Package (Kbytes) QFP100 BGA100 QFP64 QFN64 QFP48 QFN48 QFP100 BGA100 QFP64 QFN64 QFP48 QFN48 QFP100 BGA100 QFP64 QFN64 QFP48 QFN48 Package Type Green Green Green Green Green Green Green Green Green Green Green Green Green Green Green Green Green Green Temperature Operating Range Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C Industrial -40C to 85C
62
SAM3S Summary
6500AS-ATARM-11-Dec-09
SAM3S Summary
Revision History
Change Request Ref.
Doc. Rev 6500AS
Comments First issue
63
6500AS-ATARM-11-Dec-09
64
SAM3S Summary
6500AS-ATARM-11-Dec-09
Headquarters
Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
International
Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-enYvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Product Contact
Web Site www.atmel.com www.atmel.com/AT91SAM Technical Support AT91SAM Support Atmel techincal support Sales Contacts www.atmel.com/contacts/
Literature Requests www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
(c) 2009 Atmel Corporation. All rights reserved. Atmel(R), Atmel logo and combinations thereof, SAM-BA (R) and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM (R), ARM (R)Powered logo, Cortex (R), Thumb (R)-2 and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.
6500AS-ATARM-11-Dec-09

▲Up To Search▲

Price & Availability of SAM3S4B

	To Download SAM3S4B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .